(19) JAPANESE PATENT OFFICE (JP)

(12) PUBLICATION OF UNEXAMINED (KOKAI) PATENT APPLICATION (A)

(11) Kokai (Unexamined Patent) Number: 57-12557

(43) Date of Disclosure: January 22, 1982

(51) Int. Cl.³ Identif. Symbol Intra-Office Number H 01 L 29/78 6603-5F 29/06 7514-5F

Examination Requested: Not Requested Number of Inventions: 1 (total of 3 pages)

(54) HIGH VOLTAGE RESISTANT MOS TRANSISTOR

- (21) Application Number: 55-86879
- (22) Filing Date: June 25, 1980
- (72) Inventor: Takehiko Tanaka c/o Sanyo Electric Co., Ltd, Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- (72) Tsutomu Nozaki c/o Sanyo Electric Co., Ltd, Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- (71) Applicant: Sanyo Electric Co. Ltd. Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- (71) Tokyo Sanyo Electric Co., Ltd. Moriguchi-shi, Kyosakamoto Dori 2-chome, 18-banchi
- (74) Representative: Takao Sano, patent attorney

SPECIFICATIONS

1. Title of the Invention: High Voltage Resistant MOS Transistor

2. Scope of the Patent's Claims:

1. A high voltage resistant MOS transistor, characterized by the fact that it is equipped with a source and drain region of the second conductive type, formed in the shape of a comb and mutually separated from a semiconductor substrate of the first conductive type,

a low impurity concentration region of the second conductive type formed on the side of said drain region,

as well as a channel region, formed between said low impurity concentration region and said source region,

wherein the channel length of a curved part of the channel region, formed in the front end part of said source region, is longer than said curved part of the drain region.

3. Detailed Explanation of the Invention

This invention relates to a MOS transistor construction with a drain which is highly resistant to voltage.

Because MOS transistors have generally a much higher switching speed when compared to bipolar transistors, they are used mainly as power elements and high-frequency elements having a positive coefficient of input characteristics.

Figure 1 shows a profile view of a common MOS transistor. As shown in Figure 1, (1) indicates a P type silicon substrate, (2) and (3) are N⁺ type source and drain regions, respectively, (4) is a gate oxide film, and numbers (5), (6), and (7) indicate a source electrode, a drain electrode, and a gate electrode. In addition, the part shown in Figure 1 by the broken line indicates an equipotential line when a drain voltage is applied. Although the drain voltage is limited by the junction withstand voltage of drain region (3) and substrate (1), one can clearly see from the equipotential line that in reality, the voltage is determined depending on the concentration of the electric current in the vicinity of the surface of drain region (3), which depends on the combined influence of gate electrode (7) and drain region (3). When gate oxide film (4) is approximately 1,000 Å thick, the drain voltage resistance will reach only about 50 V.

Figure 2 is a profile view showing the construction of a MOS transistor characterized by an improved drain voltage resistance. Number (8) is a P type silicon substrate, numbers (9) and (10) indicate an N⁺ type source and drain region, respectively, (11), (12), and (13) are a source electrode, a drain electrode, and a gate electrode, respectively, and an N⁻ type low impurity

concentration region (15) is created in the direction from drain region (10) to channel region (14). [page 2]

Depending on the formation of this low impurity concentration region (15), the equipotential line can be extended in the direction of channel region (14) as shown by the broken line, which makes it possible to increase the drain resistance voltage from 300 V to 400 V by preventing electric current concentration in the vicinity of the surface of drain region (10). This low impurity concentration region (15) is commonly called a drift channel.

On the other hand, although it is possible to increase the gate width W and to shorten the gate length L based on gm δ W/L in order to obtain a high reciprocal conductance gm (W is the gate width and L is the gate length), since the length of the gate cannot be too short, normally, it is formed in the range of $2 \sim 7~\mu$. Therefore, it is known that a comb shaped construction can be used for the source and drain region in order to increase the width of the gate. Figure 3 shows a partial surface view of such a MOS transistor. As shown in Figure 3, (16) indicates a P type silicon substrate, (17) and (18) are an N⁺ conductive type source region and drain region, respectively, (19) is an N⁻ conductive type low impurity concentration region and (20) is a channel region. Source region (17) and drain region (18) are combined so as to form together a comb shape. Accordingly, it is possible to increase the gate width because channel region 20 is formed in a zigzag shape.

However, since the lines of electric force are concentrated as shown by the channel marks in the direction toward the front end part of channel area (20) of protruding area (17) from the vicinity of the base of the comb shape of drain area (18), it is not possible to improve the status of the breakdown electric current and breakdown voltage which is caused by a breakdown yield status in the boundary between the low impurity concentration area (19) and the curved part of channel area (20). As shown in Figure 5 which is a graph indicating the yield breakdown, at the point when the drain breakdown voltage V_{DSS} is applied, a yield breakdown will be generated by electric current in the point indicated by point a, and at this time, the electric current will be characterized by a breakdown current $I_{BR(P)}$. In the construction which is shown in Figure 3, the breakdown voltage V_{DSS} is approximately in the range of 300 V ~ 400 V and the breakdown current $I_{BR(P)}$ is approximately in the range of 1 ~ 3 mA.

In view of the above described problems, this invention provides a highly voltage resistant MOS transistor which eliminates the above described disadvantages. The following is a detailed explanation of this invention which is based on the enclosed figures.

Figure 4 shows a partial top view of one embodiment of this invention. In this figure, (21) indicates a P type silicon substrate, (22) and (23) are an N⁺ conductive type source and drain region, respectively, (24) is an N⁻ conductive type low impurity concentration region, and (25) is a channel region.

Layer resistance Rs in the range of approximately $10 \sim 20 \Omega$ is used in P type silicon

substrate 21. Low impurity concentration region (24), which can be formed by epitaxial growth or ion implantation, etc., forms a layer having resistance $Rs = 8 \Omega$ cm, with a depth of about 20 μ . On the other hand, source region (22) and drain region (23) are formed by diffusion so that they both create a combined comb shape. Channel region (25) between them is formed with an implanted impurity of the P type created by ion implantation, making it possible to control a specific channel concentration. The channel length of channel region (25) is 3 μ and the channel is formed with a width of 120 nm.

In addition, the front end part of source region (22) is formed with a sufficiently larger corresponding curve R' of channel region (25) than the curve of the curved part in the base of drain region (23), and length l' of the low impurity concentration region (24) from drain region (23) to channel region (25) is longer than length l. Due to this formation, the electric force lines will be created longer from the base of drain region (23) toward the curved part of channel region (25), and the electric field will be weakened in this part, which prevents concentration of electric current.

Figure 6 is a graph showing the results of a case when the lengths R' = 10 μ , 20 μ are used. When R' = 10 μ , the breakdown voltage V_{DSS} will be about 430 V, and the breakdown current $I_{BR(P)}$ will be 8 mA ~ 20 mA. When R' = 20 μ , the breakdown voltage V_{DSS} will be about 450 V and the breakdown current $I_{BR(P)}$ will be about 15 mA ~ 30 mA. Accordingly, as one can see clearly from the results shown in Figure 6, breakdown voltage V_{DSS} can be increased above 400 V and a high voltage resistance design can be achieved while the breakdown current $I_{BR(P)}$ at can be also greatly improved at the same time.

As was explained above, when a sufficiently greater curve ratio of the curved part corresponding to the drain region is used with a corresponding curve ratio of the channel region formed in the front end part of the source region in this invention, the breakdown voltage and the breakdown current can be greatly improved because this makes it possible to prevent concentration of electric current in the boundary between the curved channel region and the low impurity concentration region.

4. Brief Explanation of Figures

Figure 1 shows a partial profile view of an example of prior art, Figure 2 shows a partial profile view of an improved example of prior art, Figure 3 shows a top view of a MOS transistor according to prior art, Figure 4 shows a top view indicating an embodiment of this invention,

[page 3]

Figure 5 is a graph explaining the relationship between breakdown voltage V_{DDS} and breakdown current $I_{BR(P)}$, and Figure 6 is a graph indicating the results of a test of the embodiment shown in Figure 4.

(21) ... P-type silicon substrate, (22) ... source region, (23) ... drain region, (24) ... low impurity concentration region, (25) ... channel region.


Patent Applicant:Sanyo Electric Co., Ltd., 1 other name


Representative:

Takao Sano, patent attorney.

(Figure 1, 2, 3, 4, 5, and 6)

14開昭57-12557(3)





19 日本国特許庁 (JP)

珍公開特許公報(A)

即特許出願公開 昭57—12557

5)Int. Cl.³ H 01 L 29/78 29/06

識別記号

庁内整理番号 6603-5F 7514-5F 砂公開 昭和57年(1982)1月22日

発明の数 1 審査請求 未請求

(全 3 頁)

50高耐圧MOSトランジスタ

願 昭55-86878

23出 願 昭55(1980)6月25日

允発 明 者 田中忠彦

21特

群馬県邑楽郡大泉町大字坂田18 0番地東京三洋電機株式会社内

で発明 者 野崎勉

群馬県邑楽郡大泉町大字坂田18 0番地東京三洋電機株式会社内

分出 願 人 三洋電機株式会社

守口市京阪本通2丁目18番地

①出 願 人 東京三洋電機株式会社

群馬県邑楽郡大泉町大字坂田18

0番地

沙代 理 人 弁理士 佐野静夫

明 紐 書

- 1. 発明の名称 高耐圧NOSトランジスタ
- 2 特許請求の範囲

1. 第1 導電型半導体基体上に互いに離れて樹 形に形成された第2 導電型のソーズ、ドレイン領域と、設ドレイン領域側に形成された第2 導電型の低不純物浸度領域と、鉄低不純物浸度領域と即記と一ス領域との間に形成されたチャンネル領域の曲率を対応の曲率を対応である。 レイン領域の曲率よりも十分大きく形成することを特徴とする高耐圧MUSトランジスタ。

3. 発明の詳細な説明

本発明はドレイン耐圧の高いMOSトランジスタの構造に関する。

一般にMOSトランジスタはスイッチングスピードがパイポーラトランジスタに比べて非常に早く、入力特性が正の保証を持っている為主に高間 皮集子及びパワー用業子として用いられる。

通常のMUSトランジスタの新面構造を第1図

に示す。第1図に於いて、(1)はP型シリコン基板、(2)(3)はそれぞれN+導電型を有するソース、ドレイン領域、(4)はゲート酸化膜、(5)(6)(7)はそれぞれソース電極、ドレイン電極、ゲート電極を示す。また第1図中に示された破裂はドレイン電圧を印加した場合の等電位級である。ドレイン耐圧は下レイン領域(3)との要合耐圧で翻段されるが、実際には等電位級から明らかを様に、ゲートで低域(3)との電流集中に依って生じるドレイン領域(3)表面近傍の電流集中に依って生じるドレイン領域(3)表面近傍の電流集中に依ってまたい。にはドレイン耐圧は50V程度にしかならない。

第2図はドレイン献任を向上させたは、3トランスタの断面構造であり、(8)はP型シリコンを板、(9)00はそれぞれと「導電型のソース、ドレイン領域、01)02のはそれぞれソース電信、ドレイン電信、ゲート電信であり、ドレイン領域のからチャンネル領域04方向にNT型の低不純物漫反領域のが設けられている。この低不純物漫反領域を形成するととに依り、等電位級は破線で示される

四くナッス・領域00万向に延在され、ドレイン領域00表面近ちの電震集中が防止されドレイン耐圧は300Vから400V程度まで向上する。この低不純物優度領域四は一般にドリフトチャンネルと呼ばれている。

P型シリコン基板四には層抵抗比多が10~20 のは程度のものが使用され、低不純物浸度領域的 はエピタキシャル収長あるいはイオン注入等に依って過越がは5=8以四、深さ20メ程度に形成 される。一方ソース領域四及びドレイン領域四は 互いに組合わせられた膨形の形式に拡散に依って 形成され、その他のチャンキル領域のはイオン注 人に依って上型不純物が注入され、所定のチャン ネル段度とたる検制到される。このチャンネル領域のはチャンネル長が3メ、幅か120種となっている。

またソース領域四の先端配に於いて、ナキンボル領域四の曲折彫の曲率ドを対応するドレイン領域四の根元での曲折彫の曲率ドより十分大きく形成し、ドレイン領域四からナキンネル領域四の長さばを他の既分の長さば上り長くする。 この様に形成することに依り、ドレイン領域四の根元からチャンネル領域四の曲折部に向う電気刀級が長くなりこの部分での電界が弱まり、電視集中が防止される。

本発明は上述した点に置みて為されたものですり、従来の欠点を除去した高耐圧M()Sトラン:スタを提供するものである。以下図面を雰囲して本発明を詳細に説明する。

第4図は本発明の実施例を示す一部表面図できり、四はP型シリコン基板、四四はそれぞれN+ 導電型のソース、ドレイン領域、24はN-海電型 の低不純物濃度領域、四はチャンネル領域である

第6図は曲率 R'= 1 0 Å、2 0 Å とした場合の 実験結果である。 K'= 1 0 Å の場合には降伏電圧 V D 8 8 は 4 3 0 V 程度、降伏電流 I 8 B (P) は 8 m A ~ 2 0 m A、 K'= 2 0 Å の場合には降伏電比 V D S S は 4 5 0 V 程度、降伏電流 I 8 B (P) は 1 5 m A ~ 3 0 m A になる。 従って第6図の結果 からも明らかを如く、降伏電比 V D S S は共に 4 0 0 V 以上となり高耐圧化されると共に、降伏電 流 I 8 B (P) 6 大幅に向上している。

上述の如く本発明に依ればソース領域の先端部に形成されたチャンネル領域の曲折部の曲率を対応するトレイン領域の対応する曲折部の曲率より十分に大きくすることに依り、曲折したチャンネル領域と低不純物温度領域との境界に電流集中するのが防止され降伏電圧及び降伏電流が大幅に向上されるものである。

▲ 図面の簡単な説明

第1図は従来例を示す一部断面図、第2図は従 来例の改良された一部断面図、第3図は従来のM OSトランジスタの表面図、第4図は本発明の実


....

BEST AVAILABLE COPY

施例を示す要面図、第5図は降伏電圧VD33と 降伏電視IBB(P)の関係を示すグラフ、第6図は 第4図に示した実施例の実験結果を示すグラフで ある。

20…… P型シリコン基板、20……ソース領域、 20……ドレイン領域、24…… 佐不純物濃度領域、 20……チャンネル領域。

出 風人 三 年 電 被 味 丈 会 社 外 1 名 代 地 人 , 弁理士 佐 野 静 天




#12 ⊠


第3図

16 17 20 19 18

第4 図



第5図



第6 図

